Home > Supplier Discovery > Company Profile
Website Snapshot of Library Technologies Inc.

LIBRARY TECHNOLOGIES INC.

, Saratoga, California   95070 , USA

Visit Website Map & Directions

General Info:

cell, io and memory characterization, modeling, circuit optimization, power simulation, process variation analysis, timing closure tools

Products & Services:

  • Asic
  • Automatic Characterization
  • Block Characterization
  • Cadence
  • Cell Characterization
  • Cell Library Characterization
  • Circuit Delay Optimization
  • Circuit Modeling
  • Circuit Optimization
  • Circuit Power Optimization
  • Circuit Simulation
  • Critical Path Optimization
  • Clock Skew
  • Clock Tree
  • Clock Tree Synthesis
  • Clock Network
  • Clock Latency
  • Clock Grid
  • Cool Chips
  • Deep Sub-micron
  • Delay Calculation
  • Design Automation
  • Design Reuse
  • Device Sizing
  • Electrical Dfy
  • Electrical Dfm
  • Eda
  • Ground Bounce
  • Intellectual Property
  • Interconnect
  • Ir Drop
  • Ip Characterization
  • Ip Modeling
  • Extraction
  • Layout Synthesis
  • Libchar
  • Library Development
  • Library Generator
  • Library Technologies
  • Liberty Format
  • Liberty Library
  • Memory Characterization
  • Memory Modeling
  • Monte Carlo Analysis
  • Statistical Static Timing Analysis
  • Static Timing Analysis
  • Statistical Variation
  • Transistor-level Statistical Variation
  • Process Variation
  • Yield Optimization
  • Ssta
  • Sta
  • Ccs
  • Ecsm
  • Ccs-power
  • Libtech
  • Low Power
  • High Speed
  • Ovi
  • Posynomial
  • Power Characterization
  • Power Modeling
  • Power Optimization
  • Power Simulation
  • Constant Delay
  • Replacement Delay
  • Powerarc
  • Powergate
  • Rc Extraction
  • Rc Reduction
  • Setup And Hold
  • Skew Measurement
  • Soc
  • Spice Simulation
  • Sub-micron Design
  • Substrate Noise
  • Synopsys Library
  • Synopsys View
  • Synopsys
  • Synthesis Library
  • System On A Chip
  • Timing Characterization
  • Timing Closure
  • Timing Model
  • Transistor Sizing
  • Short-circuit Power
  • Verilog Library
  • Verilog Model
  • Verilog View
  • Verilog
  • Vhdl View
  • Vhdl
  • Vital Library
  • Vital Model
  • Vital View
  • Vital

Web Site Results

Jan 02, 2007 - SolutionWare... Jan 02, 2007 - SolutionWare 1.140n CCS characterization and modeling for liberty. "Copyright (c) 2011 Library Technologies, Inc., All Rights Reserved." ...
CCSTEST: Library Verification... CCSTEST: Library Verification and Correlation CcsTest is a suite of tools which are used for verifying the accuracy of of an existing Liberty... that timing information in design libraries like liberty may be misplaced. Another possibility is that the cells may be under-characterized. This may happen because of state dependent... to delay measured by SPICE when the cell drives a DSPF load. We assume that liberty library may be generated by some other means other than SolutionWare. Syn2acdl generates ACDL...
a Liberty model complete with function, timing and power information. Along with the other LTI tools, StimGen, LibChar and SynTest, it makes a complete liberty library builder.... After the characterization process is completed, a thoroughly tested and verified Liberty library could be built from scratch in a matter of minutes. Another LTI utility, MakeLib... with reset. For Liberty libraries NLDM table lookup based timing and power library is the default. One can enable signal integrity characterization and pass noise immunity and noise...
Technologies, Inc.(LTI) announced today availability of CCSTEST, library verification tool suite to ascertain the accuracy and completeness of CCS based liberty libraries. Current source..., IO's and memories. Run time of CCSTEST is a small fraction of the characterization time. "Quite frequently cells are not described correctly in liberty libraries. They may have.... They may be derated out of range. Liberty model may be incompatible with Verilog models," said Dr. Cirit, "We see such situations frequently with home made libraries, and even...
Ads by Openfos

Also Viewed